

# A new Clear Concept for DEPFET Active Pixel sensors

Stefan Rummel\*, R. Richter\*, H-G. Moser\*, L. Andricek\*

\*Max-Planck-Institut für Physik – Halbleiterlabor

430. WE-Heraeus-Seminar  
Accelerators and Detectors at the Technology Frontier  
Bad Honnef

## ● Overview




- DEPFET applications in HEP
- DEPFET principle
- The clear process
- Internal amplification
- The capacitive coupled Clear Gate

# ● DEPFET application in HEP



## ● Applications:

- Vertex detector at ILC
- Vertex detector at SBelle




## ● Requirements:

- Good point resolution ILC:  $24\mu\text{m}$  SBelle  $\sim 50\mu\text{m}$
- Small material budget  $\sim 0.1\%$   $X_0$  per layer
- High readout rate: Frame rate  $\sim 20\text{kHz}$  ( $100\text{kHz}$ )  $\sim 50\text{-}100\text{ns/Row}$
- Radiation hardness  $100\text{kRad}/\sim 1\text{MRad}$


# ● DEPFET - Depleted Field Effect Transistor





- Combination of detector grade silicon with first **p-FET** amplification stage in each pixel
- **Potential minimum for electrons** is created under the channel by **sideward depletion** and an additional **n-doping**
- Electrons in the “internal gate” **modulate the transistor current**
- Signal charge is removed via a clear contact



- **Large sensitive volume** due to **fully depleted** bulk
- **Low noise** caused by a small input capacitance and **internal amplification**
- Transistor can be **switched off** by external gate – charge collection is then still active!



# ● DEPFET - Matrix operation




- Column parallel architecture for fast readout
- Local charge to current conversion – no charge transfer
- Low power dissipation – only one row active while readout

## ● Readout sequence



- Gates are connected row wise
- Drains are connected column wise
- Sample – Clear – Sample
- Difference of two consecutive samples:

$$I_{\text{SIG}} = \text{Sample 1} - \text{Sample 2} = (I_{\text{PED}} + I_{\text{SIG}}) - I_{\text{PED}}$$



- DEPFET operation relies on:



- Clear process
- Internal amplification
- And others...


# The clear process




# ● Clear- and system performance



Full clear:




Incomplete clear:



Incomplete clear causes:

- Loss of signal pulse height:  $I_{SIG} = (I_{PED} + I_{SIG}) - (I_{PED} + I_{REM})$
- Increase of noise

# ● The clear process



\* [C. Sandow and others; NIM A 2006,176-180]

# Internal amplification

- Internal amplification

- Charge to current conversion gain:  $g_q = dI_{ds}/dQ_{int}$
- Determines the signal:  $I_{sig} = g_q * Q$  ( $Q \sim 4000e$  for  $50\mu m$  Si)
- In presence of external noise  $SNR \sim g_q$


- It depends on the
  - Geometry of the FET
  - Current
  - **Clear Gate voltage**

Standard devices:  $\sim 350pA/e^-$

Up to  $1400pA/e^-$  demonstrated


# ● Gain modulation with Clear Gate

- Dependence of internal amplification on Clear Gate voltage
- Reduction of parasitic capacitances




# ● Optimal operation point

- Full clear - low Clear Gate voltage
- High internal amplification - high Clear Gate voltage
- Tradeoff necessary!




# ● The capacitive coupled Clear Gate



- Reducing the potential barrier via build in capacitor
- DC potential defined by resistor
- Potential change given by:


$$\delta U_{c\lg} = \frac{C_{c\lg-clear}}{C_{tot}} \cdot \Delta U_{clear} + \frac{C_{c\lg-gate}}{C_{tot}} \cdot \Delta U_{gate}$$

(capacitive voltage divider)



# Coupling


- Both parasitic and intended coupling could be extracted from layout:
  - Clear Gate – Clear:  $\sim 210\text{mV/V}$
  - Clear Gate – Gate:  $\sim 160\text{mV/V}$
- Typically voltage swing of Clear and Gate are similar  $\sim 10\text{V}$



- Twofold improvement:
  - Clear Gate is lowered when row select is applied
  - Clear Gate is increased when reset pulse is applied



# ● Demonstration with $\text{Cd}^{122}$ spectrum



$\text{Cd}^{122}$  : X-ray @ 22keV

128 x 64 Pixel matrix

Spectrum taken  
after optimization

- Internal amplification significantly improved to 470 pA/e- !  
@ 10V clear voltage swing



## ● Summary




- The capacitive coupled Clear Gate scheme is working
- The internal amplification is significantly improved –  $470\text{pA/e}^-$  - with a voltage swing of 10V on the clear!
- The readout noise is reduced by 35%!

- Direct measurement of the coupling


- Direct measurement possible with test structure with additional transistor



# ● Direct measurement



- DEPFET as vertex detector for ILC



- IP resolution:  $\sigma_d \leq 5\mu\text{m} \oplus \frac{10\mu\text{m}}{p \cdot \sin^{3/2}\vartheta} \text{ GeV}/c$  [Tesla TDR]
  - Excellent point resolution
  - Small material budget 0.1 %  $X_0$  per layer
- Frame rate  $\sim 20\text{kHz} \sim 50\text{-}100\text{ns/Row}$
- Sufficient radiation hardness

